Japanese

Simplified Chinese

Traditional Chinese

\|	Products	\|	News/Events	\|	Support Services	\|	Suppliers	\|	Investors	\|	Tech Library	\|	Datasheets	\|	Careers	\|	Corporate	\|	Contact	\|

Home » Tech Library » Dicing

Wire Bonding Wire Bonding Basics Copper Wire Bonding Low-k Dielectric Stacked Die Ultra Fine Pitch Stud Bumping Dicing Adaptive Control Sys. Corporate Topics

Click to send this page to a colleague

Send to a friend

Click to print this page

Dicing



Process Challenges in Low-k Wafer Dicing Published January 2003 Hanxie Zhao and Dianne Shi The properties of low-k dielectric materials impose novel challenges to wafer/chip manufacturing and packaging processes. Process integration thus becomes more difficult due to the profound changes in properties compared with traditional dielectric materials. As presented at SEMICON West 2003

Search Tech Articles
Keywords
Topic
Date

	Copyright © 2006 Kulicke & Soffa. All Rights Reserved. Created by Catom web design	\| Site Map \| Privacy Statement \| Terms of Use \|